SETTING SYSTEM FOR MEMORY ACCESS TIMING

Patent Number:

JP63217452

Publication date:

1988-09-09

Inventor(s):

SAITO TAKASHI

Applicant(s)::

MITSUBISHI ELECTRIC CORP

Requested Patent:

☐ JP63217452

Application Number: JP19870051509 19870306

Priority Number(s):

IPC Classification: G06F12/16; G11C7/00; G11C11/34; G11C29/00

EC Classification:

Equivalents:

PURPOSE: To automatically set the access timing of a memory by changing successively the set value of a register by a program and giving an access to memory based on the set value obtained when the register by a program and giving an access to memory based on the set value obtained when the coincidence of comparison is obtained between read data and write data.

CONSTITUTION:An optimum value is set at each of registers 21-24 and a memory (RAM 1) receives an access based on each set value of these registers to write and read the test data. These test write and read data are compared with each other for each access action carried out based on each set value. When the coincidence is obtained between write and read data of the memory (RAM 1), the relevant value is set at the registers 21-24 respectively as the final set value. Then the access timing is decided based on said final set value and the memory (RAM 1) receives accesses in this timing for prescribed data writing and reading operations. In such a way, the access timing of the RAM can be automatically set with no intervention of man nower. intervention of man power.

(19) Japan Patent Office (JP)

(11) Patent Application Disclosure

(12) Unexamined Patent Application Publication (A) S63-217452

(51) Int. Cl. ⁴	Identification No.	File No.
G 06 F 12/16	310	A-7737-5B
G 11 C 7/00	313	7341-5B
- 11/34	371	A-8522-5B
29/00	303	H-7737-5B

(43) Disclosure Date: September 9, 1988

No examination requested

Number of inventions: 1 (Total of 8 pages)

(54) Name of Invention: Method for Setting Memory Access Timing

(21) Patent Application S62-51509

(22) Application Date: March 6, 1987

(72) Inventor: Takashi Saito

Mitsubishi Electric Company, Ltd., Computer Manufacturing

Facilities

325 Uemachiya, Kamakura City, Kanagawa Prefecture

(71) Applicant: Mitsubishi Electric Company, Ltd.

2-2-3 Marunouchi, Chiyoda-ku, Tokyo

(74) Representative: Masao Oiwa, Patent Attorney, and two others

Details

1. Name of Invention

Method for Setting Memory Access Timing

2. Patent Claims

A method for setting memory access timing in a logical circuit that accesses memory, characterized by the provision of a register for which a variety of values can be set by a program, by repetitively having the value set in said register be changed sequentially by the program and performing test writes to the memory and test reads from the memory where the data that is written is compared to the data that is read, by setting to the register the setting that was in effect when the results of the comparison matched, and by accessing the memory based on said setting.

3. Detailed Explanation of the Invention

[Area of Application in Industry]

This invention pertains to a method for setting the memory access timing in order to set the access timing for random access memory (hereinafter abbreviated "RAM") that is equipped in, for example, data processing devices.

[Prior Art]

Figure 6 shows a block diagram of the logic circuits that use the conventional memory access timing set method. In the figure, 1 is RAM (using the example where a dynamic RAM is used), 2 is an address multiplexer, 3 is a multiplexed address bus connecting the RAM 1 with the address multiplexer 2, 4 is an address bus connected to the address multiplexer 2, 5 is a data bus connected to the RAM 1, and 6 is a memory control ring. In addition, 7 is a flipflop for generating the row address select signal (RAS signal), hereinafter abbreviated "RAS flipflop," 8 is a flipflop for generating the column address select signal (CAS signal), hereinafter abbreviated "CAS flipflop," 9 is a flipflop for generating the column select signal (COLS signal), hereinafter abbreviated "COLS flipflop," 10 is an AND gate, 11, 12, and 13 are OR gates, 14, 15, and 16 are NOR gates, and 17, 18, 19, and 20 are jumper lines for selecting the output from the memory control ring 6 that is to be used. Additionally, for simplicity in the explanation, the logic circuits for refreshing the RAM 1 are not shown.

The operation of this method is described below. In this explanation, "1" indicates either the active level or the high logic level, while "0" indicates the inactive level or the low logic level. The memory control ring 6 is enabled and placed in an operational state when the memory access mode signal of line L1 goes to "1," and, synchronized to the master clock on line L2, the outputs T0, T1, ..., Tk, ..., T1, ..., Tn, ..., Te-1, Te are sequentially set to "1" in the state transitions. When the memory access mode signal is "0," all outputs T0 to Te from the memory control ring 6 go to "0." The respective flipflops 7, 8, and 9 each output their latched signals from the output terminal 1 on each, and output the inverse of the latched signal on output terminal 0 of each. The RAS signal, CAS signal, and WE signal applied, respectively, to the RAS, CAS, and WE terminals of RAM 1 are each active at "1." In addition, in this conventional example, jumper lines 17, 18, 19, and 20 are set by hand, selecting, respectively, outputs Tk, Tl, Tm, and Tn of the memory control ring 6.

Below will be explained an example of an operation to write to the RAM 1, referencing the timing chart shown in Figure 4. When the memory access commences, both the memory access mode signal on Line L1 and the write mode signal on Line 3 both go to "1." At this time, the address is applied to the address bus 4, the row address is selected by the address multiplexer 2 and is output on the multiplexed address bus 3. At this time the write data is applied to data bus 5.

In this way, the row address and write data are applied, and, as described above, the memory access mode signal of line L1 is at "1," so the memory control ring 6 commences operations, and there are state transitions so that outputs T0, T1, ... Tk sequentially go to "1." When Tk goes to "1," the "1" output Tk is applied to terminal D of the RAS flipflop 7 through the jumper line 17 and OR gate 11, and when output Tk + 1 of memory control ring 6 goes to "1," the RAS signal that is output from output terminal 1 of the RAS flipflop 7 goes to "1." In addition, at this time the inverted signal that is output from the output terminal 0 of the RAS flipflop 7 goes to "0," causing the output of the NOR gate 14 to go to "1," and the output of the OR gate 11 to go to "1," causing the output of the RAS flipflop 7, or in other words the RAS signal, to be held at "1" even if the memory control ring 6 status advances. When the "1" output of the memory control ring 6 transitions from Tl to Tl + 1, the same operation as described above causes the COLS signal, which is the output of the COLS flipflop 9, to be held at "1." This COLS signal causes the address multiplexer 2 to output the column address to the multiplexed address bus 3, and the output of the AND gate 10, or in other words the WE signal that is applied to the RAM 1 terminal WE, goes to "1," placing RAM 1 in write mode. When the "1" output of the memory control ring 6 transitions from Tm to Tm + 1, a operation similar to what was described above causes the output of the CAS flipflop 8, or in other words the CAS signal, to be held at "1." As described above, the RAS signal, the CAS signal, the WE signal, and the COLS signal all go to "1," putting all conditions in place to write to the RAM 1; hence the data write operation is performed, the status of the memory control ring 6 advances, and the write operation is concluded at the point in time where the output Tn - 1 goes to "1." When the output Tn of the memory control ring 6, or in other words the memory access complete signal on line 4, goes to "1" followed by the output Tn + 1 going to "1," the memory access mode signal on line L1 and the write mode signal on line L3 both go to "0," causing the outputs of the NOR gates 14, 15, and 16, along with the outputs of the OR gates 11, 12, and 13 to go to "0"; consequently, the RAS signal, the CAS signal, and the COLS signal all go to "0," completing the operation for writing to the RAM 1. Note that TW shown in Figure 4 is the period over which the write mode conditions are fulfilled by the control signals to the RAM 1 (i.e., the memory access mode signal, the write mode signal, the RAS signal, the COLS signal, the CAS signal, and the WE signal).

On the other hand, in the operations to read from the RAM 1, as shown in Figure 5, the write mode signal and the WE signal go to "0," and at the point in time when the output Tn - 1 of the memory control ring 6 ceases to output "1," or in other words, at the point in time when the output Tn goes to "1," the output data that is read from the RAM 1 is assumed to be set, and with the output Tn, the data on the data bus 5 is accepted. At this time, when, in operations similar to the write operations described above the output Tn + 1 of the memory control ring 6 is to go to "1," all control signals become inactive and the operations to read from the

RAM 1 are terminated. Note that the TR shown in Figure 5 is the period of time over which the control signals to the RAM 1 fulfill the read mode conditions.

[Problems Solved by this Invention]

In the conventional method for setting the memory access timing, the part that sets the RAM access timing is set by jumper lines, and thus it requires a manual intervention to set the jumper lines. Additionally, generally RAMs have a variety of different access times, and when the type of RAM that is used is changed it is necessary to change the settings of the jumpers in order to change the access timing, and, as a result, the RAM cannot be accessed correctly if the setting is incorrect or there may also be the problem that, even if RAM that can operate at high speeds is used, the actual performance of the RAM will not be good if the access timing used is for low speed RAM.

This invention was created in order to solve the types of problems described above, and its objective is to provide a method of setting the memory access timing that automatically sets the access timing without any manual intervention, making it possible to exploit the full capabilities of the RAM and to improve reliability.

[Method by Which the Problems are Solved]

The method of setting the memory access timing in this invention is characterized by the logic circuits that access the memory (RAM 1) being equipped with registers 21, 22, 23, and 24 that can be set to a variety of values by a program, where the values that are set to these registers 21, 22, 23, and 24 are repetitively changed sequentially by the program at which time test data is written to and read from the memory (RAM 1) and comparisons are made between the write data and the read data where the values that were set when the results of the comparison indicates a match are set to registers 21, 22, 23, and 24, so that the access to the memory (RAM 1) is performed based on these settings.

[Operation]

The registers 21, 22, 23, and 24 in this invention are set to any given value by the program, and the memory (RAM 1) is accessed based on the various settings that have been set, at which time test data is written to the memory and read from the memory. The data written as this test data, and the data that is read, are compared to each other for each of the access operations that are based on the respective settings, and when the data that is written to the memory (RAM 1) matches the data that is read from the memory, then the settings are set as the final settings in the registers 21, 22, 23, and 24, and after that time the access timing is determined based on these final settings and the memory (RAM 1) is accessed with that access timing when the specific data write and data read operations are performed.

[Example of Embodiment]

An Example of Embodiment of this invention is explained below based on the figures. Figure 1 is a block diagram of logic circuits that use the method for setting the memory access timing in this Embodiment of the invention. In Figure 1 the same symbols are used as corresponding to the structural elements shown in Figure 6, so the explanations are omitted here. In Figure 1, 21 is the register for determining the timing with which the RAS signal is produced (hereinafter termed the "RAS register"), 22 is the register for determining the timing with which the COLS signal is produced (hereinafter termed the "COLS register"), 23 is the register for determining the timing with which the CAS signal is produced (hereinafter termed the "CAS register"), 24 is the register for determining the timing with which the memory access complete signal will be produced (hereinafter termed the "CPLT register"), 25, 26, 27, and 28 are the selectors that select one output from output T0 to Te of the e + 1 registers in memory control ring 6.

Next the operation will be explained. Let us assume that there are five different types of RAM that can be obtained, and, the access timing on these types of RAM, from fastest to slowest, are RAM₁, RAM₂, RAM₃ RAM₄, and RAM₅. The respective RAMs can be accessed correctly by outputting the RAS signals, COLS signals, CAS signals, and memory access complete signals shown in the timing diagram of Figure 2. The explanation described below considers the operations when RAM₂ is installed.

The table has the settings for the RAS register 21, the COLS register 22, the CAS register 23, and the CPLT register 24, or in other words, the settings for k1 to k5, 11 to 15, m1 to m5, and n1 to n5 in Figure 2, are stored as a table. This program executes the flow chart shown in Figure 3. In other words, the program is executed (Step S1), the pointer indicates RAM1 (Step S2), the information indicated by the pointer (in this case, the settings k1 corresponding to RAM1 shown in Figure 2) are loaded into RAS register 21 (Step S3), the pointer is then incremented (Step S4), the information indicated by the pointer (in this case, the setting 11 corresponding to RAM1) is loaded into the COLS register 22 (Step S5), the pointer is incremented (Step S6), the information indicated by the pointer (in this case, the setting m1 corresponding to RAM1) is loaded into the CAS register 23 (Step S7), the pointer is incremented (Step S8), the information indicated by the pointer (in this case the setting n1 corresponding to RAM1) is loaded into the CPLT register 24 (Step S9), the pointer is incremented (Step S10), the test data is written into the RAM₂ (because in this case it is RAM₂ that is installed) (Step S11), and the write operation is performed with the timing shown in Figure 4. Then the data is read from the RAM₂ with the timing shown in Figure 5 (Step S12), and the data that was read is compared to the data that was written (Step S13). In this case, the settings are the settings k1, 11, m1, and n1 that correspond to RAM1. These settings do not match the timing for the control signals (the RAS signal, the COLS signal, the CAS signal, and the memory access complete signal) for RAM2, so the comparison in Step 13 of the data that was read and the data that was written does not indicate a match with this timing. As a result, the program continues to Step S14, and a check is made for a pointer error. If there is an error then an error report is made (Step S15), and if there is no error, then the program returns to Step S3.

The information indicated by the pointer when the program returns to Step S3 is the setting k2 that corresponds to the RAM2 that is installed, and this setting k2 is loaded into the RAS register 21. After that, the same process that is described above is performed (Steps S4 through S10) and the setting 12 is loaded into the COLS register 22, the setting m2 is loaded into the CAS register 23, the setting n2 is loaded into the CPLT register 24, the test data is written to the RAM2 (Step S11) the data is read from the RAM2 (Step S12), and the data that was written is compared to the data that was read (Step 13). In this case, the RAM access timing is set so that, when the operations for writing and reading the specified data are performed, the settings k2, 12, m2, and n2 correspond to RAM2, and thus RAM2 is accessed with the appropriate timing and the data that was read matches the data that was written so the program continues to Step 16 and the settings k2, g2, m2, and n2 are set into registers 21, 22, 23, and 24 as the final settings, and selectors 25, 26, 27, and 28 cause the RAS signal to be "1" when the output Tk2 + 1 of the memory control ring 6 is "1," the COLS signal to be "1" when the output Tl2 + 1 is "1," the CAS signal to be "1" when the output Tm2 + 1 is "1," and the memory access complete signal to be "1" when the output Tn2 is "1." In addition, when the output Tn2 + 1 is "1" the RAS signal, the COLS signal, the CAS signal and the memory access complete signal all go to "0."

While the explanation of the flow chart was based on the assumption that RAM 2 was installed, if RAM₁, RAM₃, RAM₄, or RAM₅ were installed instead, the processes in Steps 3 through 13 would be performed once, three times, four times, or five times, respectively, to set the access timing.

Because in the Example of Embodiment described above, it is possible to change the access timing using a program, it is easy to perform RAM access timing margin tests. In addition, although the timing will be that for the type of RAM with the slowest access time, even if a mixture of RAMs with different access times are installed in the logic circuits, the RAM can still be accessed correctly. In addition, if in high-speed computers, the RAM access timing is set individually by the card unit or the bank unit of main memory, then even if the type of RAM is different on different card units or bank units, the timing can be performed to match the capability of the RAM, making it possible to prevent any impediments to performance by mixing types of RAM. Additionally, in the program that determines the settings, it is possible to set the access timing that is optimized for the RAM that is installed and that is able to fully exploit the capabilities of the RAM through selecting the optimal values through changing the settings in even finer increments, rather than determining the settings in such a way as to compensate for the minor timing differences between the various RAM manufacturing locations. If in the program access timing setting checks are

performed for all addresses of all RAM, then it is possible to identify the RAM that has errors even if different types of RAM (with different access times) are mixed.

Furthermore, in the Example of Embodiment described above, dynamic RAM was used as the example, when static RAM is used then the chip select (CS) signal and the output enable (OE) signal can be controlled instead of the RAS signal and the CAS signal. Although in the Example of Embodiment above a memory control ring was used to control the RAM access timing, the method of this invention can also be performed by establishing for each signal to be controlled by the program a combination of a counter into which data can be loaded and a register that sets the value that is loaded into the counter as the initial value.

[Effects of the Invention]

Using the invention described above, it is possible to set the memory access timing automatically without a manual intervention because a register is provided wherein a variety of different values can be set by the program where the values that are set into this register are repetitively changed sequentially, test data is written to the memory and then read from the memory, and the data that was written is compared to the data that is read and the values that were set when the results of the comparison indicate a match are set to the register so that the memory is accessed based on those settings, it is able to prevent any disruptions to memory performance or situations where access cannot be performed normally due to incorrect settings in the access timing, making it possible to fully exploit the capabilities of the memory, and thus possible to obtain the effect of increased reliability; in addition, it is no longer necessary to have a manual intervention in order to set the access timing using jumper lines as it has been conventionally, thus making it possible to reduce operating test expenses and reduce labor expenses, and making it possible to provide data processing equipment less expensively.

4. Simple Explanation of Figures

Figure 1 is a block diagram of the logic circuits that use the method for setting the memory access timing in the Example of Embodiment of this invention.

Figure 2 is a timing diagram showing the relationship between the settings and the access timing in this Example of Embodiment.

Figure 3 is a flow chart used for explaining the operation of the Example of Embodiment.

Figure 4 is a timing chart for explaining a conventional example and explaining the operations for writing to the RAM in the Example of Embodiment thereof. Figure 5 is a timing chart for explaining the conventional example and for explaining the operations for reading from the RAM in an example thereof. Figure 6 is a block diagram of the logic circuits that use the conventional method of setting the memory access timing.

- 1: RAM (memory)
- 2: Address multiplexer
- 6: Memory control ring
- 7: RAS flipflop
- 8: CAS flipflop
- 9: COLS flipflop
- 10: AND gate
- 11, 12, 13: OR gates
- 14, 15, 16: NOR gates
- 21: RAS register
- 22: COLS register
- 23: CAS register
- 24: CPLT register
- 25, 26, 27, 28: Selectors

Representative: Masao Oiwa, and two others

Figure 1

- [L1] Memory access mode signal
- [L2] Fundamental clock
- [6] Memory control ring
- [21] Register
- [25] Selector
- [22] Register
- [26] Selector
- [23] Register
- [27] Selector.
- [24] Register
- [28] Selector
- [L4] Memory access complete signal

[Under 14] RAS signal

CAS signal

[2] Address multiplexer

[Above 10] COLS signal

[L3] Write mode signal

Figure 2

[INSERT TABLE]

Type of RAM	RAS signal timing	COLS signal timing	CAS signal timing	Memor y access comple te signal timing	_	for the reg	ng	
					Registe	Registe	Registe	Registe

			r 21	r 22	r 23	r 24
see source for Engli	sh]					

Figure 3 S1 Start **S2** Set pointer = PRAM 1 Load the information indicated by the pointer into the RAS register **S3** S4 ·· Pointer = pointer + 1Load the information indicated by the pointer into the COLS register **S**5 Pointer = pointer + 1**S6** Load the information indicated by the pointer into the CAS register **S7 S8** Pointer = pointer +1Load the information indicated by the pointer into the CPLT register S9 Pointer = pointer + 1S10 Write test data to the RAM S11 S12 Read test data from the RAM Compare the read data to the write data S13 Is there a pointer error? S14 S15 Error report **S16** Settings complete Figure 4 Fundamental clock Memory access mode signal Write mode signal T0 Tl Tk Te Tm Tn (Memory access complete signal) RAS signal COLS signal CAS signal WE signal Figure 5

Fundamental clock

Memory access mode signal

Write mode signal

TO

Tl

Tk

Te

Tm

Tn (Memory access complete signal)

RAS signal COLS signal CAS signal WE signal

Figure 6

[L1] Memory access mode signal [L2] Fundamental clock

[L2] Fundamental clock
[6] Memory control ring
[L4] Memory access complete signal
[Under L4] RAS signal
CAS signal
WE signal
[2] Address multiplexer
[Above 10] COLS signal
[L3] Write mode signal

(19) Japan Patent Office (JP)

(11) Patent Application Disclosure

(12) Unexamined Patent Application Publication (A) S63-217452

(51) Int. Cl.4	Identification No.	File No.
G 06 F 12/16	310	A-7737-5B
G 11 C 7/00	313	7341-5B
11/34	371	A-8522-5B
29/00	303	H-7737-5B

(43) Disclosure Date: September 9, 1988

No examination requested

Number of inventions: 1 (Total of 8 pages)

(54) Name of Invention: Method for Setting Memory Access Timing

(21) Patent Application S62-51509

(22) Application Date: March 6, 1987

(72) Inventor:

Takashi Saito

Mitsubishi Electric Company, Ltd., Computer Manufacturing

Facilities

325 Uemachiya, Kamakura City, Kanagawa Prefecture

(71) Applicant:

Mitsubishi Electric Company, Ltd.

2-2-3 Marunouchi, Chiyoda-ku, Tokyo

(74) Representative:

Masao Oiwa, Patent Attorney, and two others

Details

1. Name of Invention

Method for Setting Memory Access Timing

2. Patent Claims

A method for setting memory access timing in a logical circuit that accesses memory, characterized by the provision of a register for which a variety of values can be set by a program, by repetitively having the value set in said register be changed sequentially by the program and performing test writes to the memory and test reads from the memory where the data that is written is compared to the data that is read, by setting to the register the setting that was in effect when the results of the comparison matched, and by accessing the memory based on said setting.

3. Detailed Explanation of the Invention

[Area of Application in Industry]

This invention pertains to a method for setting the memory access timing in order to set the access timing for random access memory (hereinafter abbreviated "RAM") that is equipped in, for example, data processing devices.

[Prior Art]

Figure 6 shows a block diagram of the logic circuits that use the conventional memory access timing set method. In the figure, I is RAM (using the example where a dynamic RAM is used), 2 is an address multiplexer, 3 is a multiplexed address bus connecting the RAM I with the address multiplexer 2, 4 is an address bus connected to the address multiplexer 2, 5 is a data bus connected to the RAM 1, and 6 is a memory control ring. In addition, 7 is a flipflop for generating the row address select signal (RAS signal), hereinafter abbreviated "RAS flipflop," 8 is a flipflop for generating the column address select signal (CAS signal), hereinafter abbreviated "CAS flipflop," 9 is a flipflop for generating the column select signal (COLS signal), hereinafter abbreviated "COLS flipflop," 10 is an AND gate, 11, 12, and 13 are OR gates, 14, 15, and 16 are NOR gates, and 17, 18, 19, and 20 are jumper lines for selecting the output from the memory control ring 6 that is to be used. Additionally, for simplicity in the explanation, the logic circuits for refreshing the RAM 1 are not shown.

The operation of this method is described below. In this explanation, "1" indicates either the active level or the high logic level, while "0" indicates the inactive level or the low logic level. The memory control ring 6 is enabled and placed in an operational state when the memory access mode signal of line L1 goes to "1," and, synchronized to the master clock on line L2, the outputs T0, T1, ..., Tk, ..., T1, ..., Tn, ..., Te-1, Te are sequentially set to "1" in the state transitions. When the memory access mode signal is "0," all outputs T0 to Te from the memory control ring 6 go to "0." The respective flipflops 7, 8, and 9 each output their latched signals from the output terminal 1 on each, and output the inverse of the latched signal on output terminal 0 of each. The RAS signal, CAS signal, and WE signal applied, respectively, to the RAS. CAS, and WE terminals of RAM 1 are each active at "1." In addition, in this conventional example, jumper lines 17, 18, 19, and 20 are set by hand, selecting, respectively, outputs Tk, Tl, Tm, and Tn of the memory control ring 6.

Below will be explained an example of an operation to write to the RAM 1, referencing the timing chart shown in Figure 4. When the memory access commences, both the memory access mode signal on Line L1 and the write mode signal on Line 3 both go to "1." At this time, the address is applied to the address bus 4, the row address is selected by the address multiplexer 2 and is output on the multiplexed address bus 3. At this time the write data is applied to data bus 5.

In this way, the row address and write data are applied, and, as described above, the memory access mode signal of line L1 is at "1," so the memory control ring 6 commences operations, and there are state transitions so that outputs T0, T1, ... Tk sequentially go to "1." When Tk goes to "1," the "1" output Ik is applied to terminal D of the RAS flipflop 7 through the jumper line 17 and OR gate 11, and when output Tk + 1 of memory control ring 6 goes to "1," the RAS signal that is output from output terminal 1 of the RAS flipflop 7 goes to "1." In addition, at this time the inverted signal that is output from the output terminal 0 of the RAS flipflop 7 goes to "0," causing the output of the NOR gate 14 to go to "1," and the output of the OR gate 11 to go to "1," causing the output of the RAS flipflop 7, or in other words the RAS signal, to be held at "1" even if the memory control ring 6 status advances. When the "1" output of the memory control ring 6 transitions from Tl to Tl + 1, the same operation as described above causes the COLS signal, which is the output of the COLS flipflop 9, to be held at "1." This COLS signal causes the address multiplexer 2 to output the column address to the multiplexed address bus 3, and the output of the AND gate 10, or in other words the WE signal that is applied to the RAM 1 terminal WE, goes to "1," placing RAM 1 in write mode. When the "1" output of the memory control ring 6 transitions from Tm to Tm + 1, a operation similar to what was described above causes the output of the CAS flipflop 8, or in other words the CAS signal, to be held at "1." As described above, the RAS signal, the CAS signal, the WE signal, and the COLS signal all go to "1," putting all conditions in place to write to the RAM 1; hence the data write operation is performed, the status of the memory control ring 6 advances, and the write operation is concluded at the point in time where the output Tn - I goes to "1." When the output Tn of the memory control ring 6, or in other words the memory access complete signal on line 4, goes to "1" followed by the output Tn + 1 going to "1," the memory access mode signal on line L1 and the write mode signal on line L3 both go to "0," causing the outputs of the NOR gates 14, 15, and 16, along with the outputs of the OR gates 11, 12, and 13 to go to "0": consequently, the RAS signal, the CAS signal, and the COLS signal all go to "0," completing the operation for writing to the RAM 1. Note that TW shown in Figure 4 is the period over which the write mode conditions are fulfilled by the control signals to the RAM 1 (i.e., the memory access mode signal, the write mode signal, the RAS signal, the COLS signal, the CAS signal, and the WE signal).

On the other hand, in the operations to read from the RAM 1, as shown in Figure 5, the write mode signal and the WE signal go to "0," and at the point in time when the output Tn - 1 of the memory control ring 6 ceases to output "1," or in other words, at the point in time when the output Tn goes to "1," the output data that is read from the RAM 1 is assumed to be set, and with the output Tn, the data on the data bus 5 is accepted. At this time, when, in operations similar to the write operations described above the output Tn + 1 of the memory control ring 6 is to go to "1," all control signals become inactive and the operations to read from the

RAM 1 are terminated. Note that the TR shown in Figure 5 is the period of time over which the control signals to the RAM 1 fulfill the read mode conditions.

[Problems Solved by this Invention]

In the conventional method for setting the memory access timing, the part that sets the RAM access timing is set by jumper lines, and thus it requires a manual intervention to set the jumper lines. Additionally, generally RAMs have a variety of different access times, and when the type of RAM that is used is changed it is necessary to change the settings of the jumpers in order to change the access timing, and, as a result, the RAM cannot be accessed correctly if the setting is incorrect or there may also be the problem that, even if RAM that can operate at high speeds is used, the actual performance of the RAM will not be good if the access timing used is for low speed RAM.

This invention was created in order to solve the types of problems described above, and its objective is to provide a method of setting the memory access timing that automatically sets the access timing without any manual intervention, making it possible to exploit the full capabilities of the RAM and to improve reliability.

[Method by Which the Problems are Solved]

The method of setting the memory access timing in this invention is characterized by the logic circuits that access the memory (RAM 1) being equipped with registers 21, 22, 23, and 24 that can be set to a variety of values by a program, where the values that are set to these registers 21, 22, 23, and 24 are repetitively changed sequentially by the program at which time test data is written to and read from the memory (RAM 1) and comparisons are made between the write data and the read data where the values that were set when the results of the comparison indicates a match are set to registers 21, 22, 23, and 24, so that the access to the memory (RAM 1) is performed based on these settings.

(Operation)

The registers 21, 22, 23, and 24 in this invention are set to any given value by the program, and the memory (RAM 1) is accessed based on the various settings that have been set, at which time test data is written to the memory and read from the memory. The data written as this test data, and the data that is read, are compared to each other for each of the access operations that are based on the respective settings, and when the data that is written to the memory (RAM 1) matches the data that is read from the memory, then the settings are set as the final settings in the registers 21, 22, 23, and 24, and after that time the access timing is determined based on these final settings and the memory (RAM 1) is accessed with that access timing when the specific data write and data read operations are performed.

[Example of Embodiment]

An Example of Embodiment of this invention is explained below based on the figures. Figure 1 is a block diagram of logic circuits that use the method for setting the memory access timing in this Embodiment of the invention. In Figure 1 the same symbols are used as corresponding to the structural elements shown in Figure 6, so the explanations are omitted here. In Figure 1, 21 is the register for determining the timing with which the RAS signal is produced (hereinafter termed the "RAS register"), 22 is the register for determining the timing with which the COLS signal is produced (hereinafter termed the "COLS register"), 23 is the register for determining the timing with which the CAS signal is produced (hereinafter termed the "CAS register"), 24 is the register for determining the timing with which the memory access complete signal will be produced (hereinafter termed the "CPLT register"), 25, 26, 27, and 28 are the selectors that select one output from output T0 to Te of the e + 1 registers in memory control ring 6.

Next the operation will be explained. Let us assume that there are five different types of RAM that can be obtained, and, the access timing on these types of RAM, from fastest to slowest, are RAM₁, RAM₂, RAM₃ RAM₄, and RAM₅. The respective RAMs can be accessed correctly by outputting the RAS signals, COLS signals, CAS signals, and memory access complete signals shown in the timing diagram of Figure 2. The explanation described below considers the operations when RAM₂ is installed.

The table has the settings for the RAS register 21, the COLS register 22, the CAS register 23, and the CPLT register 24, or in other words, the settings for k1 to k5, 11 to 15, m1 to m5, and n1 to n5 in Figure 2, are stored as a table. This program executes the flow chart shown in Figure 3. In other words, the program is executed (Step S1), the pointer indicates RAM1 (Step S2), the information indicated by the pointer (in this case, the settings k1 corresponding to RAM, shown in Figure 2) are loaded into RAS register 21 (Step S3), the pointer is then incremented (Step S4), the information indicated by the pointer (in this case, the setting 11 corresponding to RAM₁) is loaded into the COLS register 22 (Step S5), the pointer is incremented (Step S6), the information indicated by the pointer (in this case, the setting m1 corresponding to RAM1) is loaded into the CAS register 23 (Step S7), the pointer is incremented (Step S8), the information indicated by the pointer (in this case the setting n1 corresponding to RAM1) is loaded into the CPLT register 24 (Step S9), the pointer is incremented (Step S10), the test data is written into the RAM2 (because in this case it is RAM2 that is installed) (Step S11), and the write operation is performed with the timing shown in Figure 4. Then the data is read from the RAM2 with the timing shown in Figure 5 (Step S12), and the data that was read is compared to the data that was written (Step S13). In this case, the settings are the settings k1, l1, m1, and n1 that correspond to RAM1. These settings do not match the timing for the control signals (the RAS signal, the COLS signal, the CAS signal, and the memory access complete signal) for RAM2, so the comparison in Step 13 of the data that was read and the data that was written does not indicate a match with this timing. As a result, the program continues to Step S14, and a check is made for a pointer error. If there is an error then an error report is made (Step S15), and if there is no error, then the program returns to Step S3.

The information indicated by the pointer when the program returns to Step S3 is the setting k2 that corresponds to the RAM2 that is installed, and this setting k2 is loaded into the RAS register 21. After that, the same process that is described above is performed (Steps S4 through S10) and the setting 12 is loaded into the COLS register 22, the setting m2 is loaded into the CAS register 23, the setting n2 is loaded into the CPLT register 24, the test data is written to the RAM2 (Step S11) the data is read from the RAM2 (Step S12), and the data that was written is compared to the data that was read (Step 13). In this case, the RAM access timing is set so that, when the operations for writing and reading the specified data are performed, the settings k2, l2, m2, and n2 correspond to RAM2, and thus RAM2 is accessed with the appropriate timing and the data that was read matches the data that was written so the program continues to Step 16 and the settings k2, g2, m2, and n2 are set into registers 21, 22, 23, and 24 as the final settings, and selectors 25, 26, 27, and 28 cause the RAS signal to be "1" when the output Tk2 + 1 of the memory control ring 6 is "1," the COLS signal to be "1" when the output T12 + 1 is "1," the CAS signal to be "1" when the output Tm2 + 1 is "1," and the memory access complete signal to be "I" when the output Tn2 is "I." In addition, when the output Tn2 + 1 is "1" the RAS signal, the COLS signal, the CAS signal and the memory access complete signal all go to "0."

While the explanation of the flow chart was based on the assumption that RAM 2 was installed, if RAM₁, RAM₃, RAM₄, or RAM₅ were installed instead, the processes in Steps 3 through 13 would be performed once, three times, four times, or five times, respectively, to set the access timing.

Because in the Example of Embodiment described above, it is possible to change the access timing using a program, it is easy to perform RAM access timing margin tests. In addition, although the timing will be that for the type of RAM with the slowest access time, even if a mixture of RAMs with different access times are installed in the logic circuits, the RAM can still be accessed correctly. In addition, if in high-speed computers, the RAM access timing is set individually by the card unit or the bank unit of main memory, then even if the type of RAM is different on different card units or bank units, the timing can be performed to match the capability of the RAM, making it possible to prevent any impediments to performance by mixing types of RAM. Additionally, in the program that determines the settings, it is possible to set the access timing that is optimized for the RAM that is installed and that is able to fully exploit the capabilities of the RAM through selecting the optimal values through changing the settings in even finer increments, rather than determining the settings in such a way as to compensate for the minor timing differences between the various RAM manufacturing locations. If in the program access timing setting checks are

performed for all addresses of all RAM, then it is possible to identify the RAM that has errors even if different types of RAM (with different access times) are mixed.

Furthermore, in the Example of Embodiment described above, dynamic RAM was used as the example, when static RAM is used then the chip select (CS) signal and the output enable (OE) signal can be controlled instead of the RAS signal and the CAS signal. Although in the Example of Embodiment above a memory control ring was used to control the RAM access timing, the method of this invention can also be performed by establishing for each signal to be controlled by the program a combination of a counter into which data can be loaded and a register that sets the value that is loaded into the counter as the initial value.

[Effects of the Invention]

Using the invention described above, it is possible to set the memory access timing automatically without a manual intervention because a register is provided wherein a variety of different values can be set by the program where the values that are set into this register are repetitively changed sequentially, test data is written to the memory and then read from the memory, and the data that was written is compared to the data that is read and the values that were set when the results of the comparison indicate a match arc set to the register so that the memory is accessed based on those settings, it is able to prevent any disruptions to memory performance or situations where access cannot be performed normally due to incorrect settings in the access timing, making it possible to fully exploit the capabilities of the memory, and thus possible to obtain the effect of increased reliability; in addition, it is no longer necessary to have a manual intervention in order to set the access timing using jumper lines as it has been conventionally, thus making it possible to reduce operating test expenses and reduce labor expenses, and making it possible to provide data processing equipment less expensively.

4. Simple Explanation of Figures

Figure 1 is a block diagram of the logic circuits that use the method for setting the memory access timing in the Example of Embodiment of this invention.

Figure 2 is a timing diagram showing the relationship between the settings and the access timing in this Example of Embodiment.

Figure 3 is a flow chart used for explaining the operation of the Example of Embodiment.

Figure 4 is a timing chart for explaining a conventional example and explaining the operations for writing to the RAM in the Example of Embodiment thereof. Figure 5 is a timing chart for explaining the conventional example and for explaining the operations for reading from the RAM in an example thereof. Figure 6 is a block diagram of the logic circuits that use the conventional method of setting the memory access timing.

- RAM (memory) 1: 2: Address multiplexer 6: Memory control ring 7: RAS flipflop 8: CAS flipflop COLS flipflop 9:
- AND gate 11, 12, 13: OR gates 14, 15, 16: NOR gates
- 21: RAS register 22: COLS register
- 23: CAS register 24: CPLT register
- 25, 26, 27, 28: Selectors

Representative: Masao Oiwa, and two others

Figure 1

10:

- [L1] Memory access mode signal
- [L2] Fundamental clock
- [6] Memory control ring
- [21] Register
- [25] Selector
- [22] Register
- [26] Selector
- [23] Register
- [27] Selector
- [24] Register
- [28] Selector
- [L4] Memory access complete signal

[Under 14] RAS signal

CAS signal

[2] Address multiplexer [Above 10] COLS signal

[L3] Write mode signal

Figure 2 [INSERT TABLE]

Type of RAM	RAS signal timing	COLS signal timing	CAS signal timing	Memor y access comple te signal timing		for the reg		
			1.		Registe	Registe	Registe	Registe

		1 4	
[see source for English]			

```
Figure 3
SI
S2 .
       Set pointer = PRAM 1
       Load the information indicated by the pointer into the RAS register
S3
54
       Pointer = pointer +1
S5
       Load the information indicated by the pointer into the COLS register
S6
       Pointer = pointer +1
       Load the information indicated by the pointer into the CAS register
S7
S8
       Pointer = pointer + 1
       Load the information indicated by the pointer into the CPLT register
S9
S10
       Pointer = pointer + 1
SII
       Write test data to the RAM
S12
       Read test data from the RAM
S13
       Compare the read data to the write data
S14
       Is there a pointer error?
S15
       Error report
S16
```

Figure 4 Fundamental clock Memory access mode signal Write mode signal TO

Settings complete

TI

Tk

Te

Tm

Tn (Memory access complete signal)

RAS signal COLS signal

CAS signal WE signal

Figure 5

Fundamental clock

Memory access mode signal

Write mode signal

TO

Τl

Tk

Te

Tm

Tn (Memory access complete signal)

RAS signal COLS signal CAS signal WE signal

Figure 6

[L1] Memory access mode signal

[L2] Fundamental clock

[6] Memory control ring

[L4] Memory access complete signal

[Under L4] RAS signal

CAS signal

WE signal

[2] Address multiplexer

[Above 10] COLS signal

[L3] Write mode signal

19日本国特許庁(JP)

① 特許出願公開

® 公開特許公報(A) 昭63-217452

,

@Int_Cl_4	識別記号	厅内整理番号		砂公開	昭和63年(1	988) 9月9日
G 06 F 12/16 G 11 C 7/00 11/34 29/00	3 1 0 3 1 3 3 7 1 3 0 3	A - 7737 - 5B 7341 - 5B A - 8522 - 5B H - 7737 - 5B	審查請求	未謂求	発明の数 1	(全8頁)

②発明の名称 メモリアクセスタイミング設定方式

②特 頤 昭62-51509

❷出 頤 昭62(1987)3月6日

砂発明者 斎藤

神奈川県鎌倉市上町屋325番地 三菱電被株式会社計算機

製作所内

⑪出 頤 人 三菱電機株式会社

東京都千代田区丸の内2丁目2番3号

②代 理 人 弁理士 大岩 增雄 外2名

明 👪 🛊

1. 発明の名称

メモリアクセスタイミング設定方式

2. 特許顕求の範囲

メモリのアクセスを行う論理回路において、プログラムによって任意に値を設定できるレジスタを設け、このレジスタへの設定値をプログラムによって順々に変えてゆき、メモリへのテストデータの審さ込み、選出し、お込みデータと続出しデータとの比較を扱り返して行い、比較の結果が一致した時の設定値をレジスタに設定しておき、この設定値に基づいてメモリのアクセスを行うことを特徴とするメモリアクセスタイミング設定方式。

3. 免明の詳細な以明

(産業上の利用分野)

この発明はデータ処理装置などに個えられるランダムアクセスメモリ (以下RAMと称す) のアクセスタイミングを設定するためのメモリアクセスタイミング設定方式に関するものである。

(従来の技術)

第6図は従来のメモリアクセスタイミング設定 方式を採用した論理回路のブロック図である。図 において、しはRAM(ダイナミックRAMを用 いた場合を例にとる)、2はフドレスマルチプレ クサ、3はRAMIとアドレスマルチプレクサ 2 とを接続するマルチプレクスド・アドレス・パス、 4はアドレスマルチブレクサ2に投続されるアド レスパス、5はRAM1に接続されるデータパス、 6はメモリ制御リングである。また、7はローア ドレスセレクト修守(RAS信号)生成用のフリ ップフロップ(以下RAS用フリップフロップと 称す)、8はカラムアドレスセレクト信号(CA S借号)生成用のフリップフロップ(以下CAS 用フリップフロップと称す)、9はカラムセレク ト信号(COLS信号)生成用のフリップフロッ プ(以下COLS用フリップフロップと称す)、 10 IZANDY - 1. 11, 12, 13 IZORY -1.14.15, 16 UNOR5-1.17. 18、19、20はメモリ制御リング6のどの出 力を使用するかを選択するためのジャンパ線であ

る。なお、既明を簡単にするためRAMIのリフ レッシュ用の論理回路は省略する。

次に動作について説明す。説明の中で「1」は 有思もしくはハイレベルを、「0」は非有意もじ くはローレベルを意味する。メモリ制御リング6 はラインレーのメモリアクセスモード信号が「1」 になるとイネーブルされて動作可能状態となり、 ラインし2の基本クロックに同期して出力T0. T1. . . . , Tk, . . . , Tz, Tm. · · · . Tn. · · · . Te-1. Te が それぞれ頃に「I」になるという形で状態が退移 する。また、メモリアクセスモード位号が「0」 になると、メモリ制御リング6の出力T0~Te は全て「0」になる。各フリップフロップ7、8、 9 はラッチした信号を各出力指子1から出力し、 そのラッチした信号の反転信号を各出力端子りか ら出力する。RAMIの選子RAS、CAS。 WEにそれぞれ与えられるRAS借号。CASほ 号、WE信号は「1」で有意とする。また、この 従来例の場合、ジャンパ編17,18,19.

20の設定は人手により行い、メモリ制御リング 6の出力Tk、Tl. Tm, Tnがそれぞれ選択 されたものとする。

ここで強く図に示すタイミングチャートを登服 してRAMIへの書込み動作を例にとって設切す る。メモリアクセスが開始されると、ラインしし のメモリアクセスモード信号及びラインしるのう イトモード信号が「1」になる。この時、アドレ スポアドレスパス4に与えられ、アドレスマルチ プレクサ2によりローアドレスが選択されてマル チプレクスド・アドレス・パス3上に出力される。 また、この時、書込みデークがデータバス5上に Hibnb.

このようなローアドレス及び各込みデータが与 えられ、メモリ制御リングβは前述したようにラ インししのメモリアクセスモード信号が「し」に なっているので動作を開始し、出力下り、丁1. ・・・、Tkが順次「1」になるという形で妖態 が遺移する。そして出力Tkが「1」になると、 ジンパは17及びORゲート11を提由してRA

S用フリップフロップ7の強子口に「1」の出力 Tkが与えられ、メモリ制御リング6の出力Tk プーの出力端子しから出力されるRAS信号が 「1」になる。また、この時、RAS用フリップ フロップ1の出力収子0から出力される反転出力 は「0」となり、これによりNORゲート14の 出力が「1」、ORゲート11の出力が「1」と なって、メモリ新御リング6の状態が迎んでも RAS用フリップフロップ1の出力、すなわち RAS倩号は「1」にホールドされる。また、メ モリ別仰リング6の「1」の出力がTAからTA + 1 に辺移した時、前記と同様な助作によりCO LS用フリップフロップ3の出力であるCOLS 信号が「1」になりホールドされる。このCOL Sは号により、アドレスマチプレクサ2はマルチ プレクスド・アドレス・バス3にカラムアドレス を出力し、また、ANDゲート10の出力、すな わちRAMIの帽子WEに与えられるWE信号が 「I」となり、RAM1はライトモードとなる。

また、メモリ制御リング6の「1」の出力がTm からTm+1に過移した時、 府記と同様な動作に + 1 が「1」になる時、RAS用フリップフロッ ・ よりCAS用フリップフロップ8の出力、すなわ ちCASは号は「I」になりホールドされる。以 上のようにRAS信号、CAS信号、WE信号、 COLSは号が全て「I」となって、RAMIへ の春込み条件が全て描い、データの春込み動作が 行われ、ノモリ制御リング6の状態が進み、出力 Tn-1が「1」になった時点で喜込み動作が完 了する。ノモリM初リング 5 の出力Tn、すなガ ちラインしょのメモリフクセス交了信号が「!」 になり、次に出力Tn+1が「し」になろうとす るところでラインLLのメモリアクセスモード保 号及びラインL3のライトモード信号が「O」に なり、また、NORゲート】4、15、16及び ORゲート1)、12、13の出力が「0」にな るので、RAS信号、CAS信号、COLS信号 が「O」になり、RAMIへの言込み動作が終了 する。なお、第4回に示すTWは、RAMLへの 制御信号(メモリアクセスモード信号、ライトモ

ード信号、RAS信号、COLS信号、CAS信号WE信号)によるライトモード条件成立期間である。

一方、RAM1に対する原出し動作時には、第5回に示すようにライトモード信号及びWE信号は「0」になり、メモリ制御リング6の出力下の一1が「1」を出力した終了時点、すなられて、カー1が「1」になる時点でRAM1から出力で、あれて、初のデータを取り制御によるサード動作はでする。なお、第5回に示すでは、RAM1への制御信号がある。なり、第5回に示すに使取り出し、第5回に示する。なり、第5回に示すに使取りまる。なり、第5回に示すに使取りまる。なり、第5回に示すを作成の期間である。

【発明が解決しようとする問題点】

従来のノモリアクセスタイミング設定方式においては、RAMへのアクセスタイミングを決定する部分がジャンパ嬢による設定であったため、モ

この発明は上記のような問題点を解消するためになされたもので、RAMのアクセスタイミングの設定を人手の介入なしに自動的に行い、RAMの性能を十分に引き出すことができ、信頼性を同上させることができるメモリアクセスタイミング 公定方式を提供することを目的とする。

(問題点を解決するための手段)

この発明に係るノモリアグセスタイミング設定 方式は、ノモリ(R A M 1)のアクセスを行う協 理回路において、プログラムによって任意に値を

設定できるレジスタ21、22、23、24を投け、このレジスタ21、22、23、24への設定値をプログラムによって関々に変えてゆき、メモリ(RAM1)へのテストデータの書込み、流出し、書込みデークと流出しデータとの比較を扱り返し、比較の結果が一及した時の設定値をレジスタ21、22、23、24に設定しておき、この設定値に基づいてメモリ(RAM1)のアクセスを行うことを特徴とするものである。

(作用)

この発明に保るレジスタ21、22、23、 24にはプログラムによって任意の値が設定され、 メモリ(RAMI)に設定された各設定値に基づ いてアクセスされ、テストデータの審込み、挟出 しを行う。このテストデータの審込みデータと近 出しデータとは各設定値に基づいたアクセス動作 毎に比較され、メモリ(RAMI)の審込みデー タと読出しデータとが一致した時、その値は最終 の設定値としてレジスク21、22、23、24 に設定され、その後はその最終の設定値に基づい てアクセスタイミングが決められ、メモリ (RAMI) はそのアクセスタイミングでアクセスされ、 所定のデータの書込み、既出し助作を行う。

(発明の実施例)

以下この免明の一実施拠を図に在づいて説明す る。羽[図はこの兄明の一実施例に係るメモリア クセスタイミング設定方式を採用した論理団路の ブロック図である。 英1図において、 昇6図に示 丁稱成更素に対応するものには同一の必累符を付 し、その説明を省略する。孫1回において、21 はRAS信号生成タイミングを決めるためのレジ スク(以下RAS用レジスタと称す)、22は COLS個号生成タイミングを決めるためのレジ スタ(以下COLS用レジスタ)、23はCAS 信号生成タイミングを決めるためのレシスタ(以 下CAS用レジスタと称す)、24はメモリアク セス兒ア信号生成タイミングを決めるためのレジ スク(以下C戸T用レジスタと称す)、25. 26. 27. 28はメモリ制御リング6のモ+1 個ある出力T0~Teの内の1個を選択して出力 するセレクタである.

次に動作について説明する。入手できたRAMが例えば5項類あり、そのRAMをアクセスタイムが速い順にRAM」、RAM』、RAM』、RAMの以上では第2図のタイミング図に示すようにRAS恰け、COLS信号、CAS信号、メモリアクセス充下信号を出力すれば各RAMのアクセスは正しく行える。以下の説明はRAM。が実装された場合の動作を考える。

プログラムは、RAS用レジスタ21、COLS用レジスタ22、CAS用レジスタ23、CPして用レジスタ24への設定値、すなわち第2回に対応する設定値は1~k5. e1~e5. m1~m5. n1~n5をテーブルとして持っている。このプログラムは第3回に示すフローチャートを実行する。すなわち、プログラムが実行され(ステップS1)、ポインタはRAM,を指示し(ステップS2)、このポインタの示す内容(この場合與2回に示すRAM,に対応する設定値k1)

をRASMレジスタ21にロードする (ステップ S 3) . 次にそのポインクの内容をインクリメン トし (ステップSA) 、ポインクの示す内容 (こ の場合RAM」に対応する設定値を1)をCOL S用レジスク22にロードする(ステップS5) 次にそのポインタの内容をインクリメントレ(ス テップS6)、ポインクの示す内容(この場合 RAM,に対応する設定値ml)をCAS用レジ スタ23にロードする(ステップ57)。次にモ のポインクの内容をインクリメントし(ステップ SB)、ポインタの示す内容(この場合RAM, に対応する設定値 n l) をCPLT用レジスク 24にロードする (ステップS9)。 次にそのポ インタの内容をインクリメントしてむき(ステッ プS10)、テストデータをRAM』(この場合 RAM」が実装されているので)に存込みを行う。 (ステップS11)。この書込みは第4回に示す タイミングで行われる。世た、RAM。からは第 5四に示すタイミングでデータが提出され(ステ ップS12)、統出しデータと書込みデータとが

比較される(ステップS13)。この場合、設定値はRAM。に対応する設定値kl. ll. ml. mlであり、RAM。に対しては耐額は号(RASは号、COLSは号、CASは号、メモリアクセス完了信号)のクイミングが適合しないため、ステップS13での統出しデータと書込みデータとはそのタイミングにおいては等しくならない。従って、ステップS14に移りポインタかエラーか否かを判断し、エラーであるとまはエラー報告し(ステップS15)、エラーでないときはステップS3に戻る。

このステップS3に戻ったときのポインタの示す内容は実装されているRAM。に対応する設定値 k 2 がRAS用レジスタ 2 1 にロートされる。その後は、 向速と 同様な処理を行い (ステップS4~S10)、 設定値 E 2 がCAS用レジスタ 2 2 に、 設定値 n 2 がCAS用レジスタ 2 3 に、 設定値 n 2 が C P L T 用レンスク 2 4 に それぞれロードされ、テストデータのRAM。への書込み (ステップ

S l l) 、R A M 。からのデータ銃出し(ステッ プS12)を行い、統出しデータと書込みデータ とが比較される(ステップS13)。この場合は、 **設定値k2, 12, m2. n2がRAM, に対応** しているのでRAM。は所定のタイミングでアク セスされ、従って、頭出しデータと書込みデータ とが等しくなり、ステップS16に移り設定値 k 2. 12. m 2. n 2が各レジスタ21. 22. 23、24への最終の設定値として設定され、セ レクタ25. 26. 27. 28によってメモリ料 個リング 6 の出力Tk 2 + 1 が「1」の時にRA S信号が、出力TL2+」が「1」の時にCOL Sほ号が、出力Tm2+1が「1」の時にCAS 信号が、出力Tn2が「llの時にメモリアクセ ス完了信号がそれぞれ「1」になり、また、出力 Tn2+1が「l」の時にRASは号、COLS 信号、CAS信号、メモリアクセス完了信号がモ れぞれ「O」になるというRAMアクセスタイミ ングが設定され、所定のデークの普込み、原出し 動作が行われる。

特別昭63-217452(5)

なお、このフローチャートの説明はRAM」が 実装されている場合について述べたが、実装され ているRAMが、RAM」、RAM」、RAM。 RAM。のときはステップS3~S13の処理は 一回、3回、4回、5回それぞれ行われ、アクセ スタイミングが設定される。

上記実施例によれば、プログラムによってアクセスタイミングの変更が可能なことから、RAMのアクセスタイミングのマージン試験を耐単に行いたなってともできる。また、アクセスタイムの中ではなってしまり、アクセスタイムの異なるRAMが混在してもできる。さらに、大力を設けられたとしる。さらにより主記像の一方がです。マイクログを登している。このはは、カードのでは、カードやでは、カードのでは、アクトル、RAMの指数の流在によって、アクトル、RAMの指数では、アクトル、RAMの指数では、アクトル、RAMの指数では、アクトル、RAMのでは、アクトル、RAMのでは、アクトルによって、アクトルによって、アクトルによって、アクトルのでは、アクトルのでは、アクトルでは、アクトルでは、アクトルでは、アクトルのでは、アクトルルのでは、アクトルのでは、アクトルのでは、アクトルのでは、アクトルのでは、アクトルのでは、アクトルのでは、アクトルのでは、アクトルのでは、アクトルルのでは、アクトルルのでは、アクトルのでは、アクトルのでは、アクトルのでは、アクトルルのでは、アクトルルのでは、アクトルルのでは、アクトルのでは、アクトルのでは、アクトルルのでは、アクトルのでは、

下は防ぐことができる。また、設定値の決定を行うプログラムにおいて、よりきめ間かく設定を運転で変えて扱過値を選ぶことによりRAMの製造元子で異なる微妙なタイミングの運火をされたRAMの性能を大分にである。また、プログラムにおいて全RAMのチェックを行うようにすれば、例えば別の腹切(アクセスタイム)のRAMが混在していたともできる。

なお、上記実施例においてはRAMとしてダイナミックRAMを用いた場合を示したが、スタティクRAMを用いた場合にはRAS信号及びCAS信号の代わりにチップセレクト信号(CS信号)及びフゥトブットイネーブル信号(OE信号)を 別加するようにすればよい。また、上紀実施例ではノモリ別初リングを用いてRAMアクセスタイミングを制加したが、データロードの可能なカゥ

ンタと、カウンタに初別位としてロードする値を 位定するレジスタの組合わせをプログラム制御し たい3号毎に位けることによっても本発明の方式 は異現できる。

(発明の効果)

グ設定のための人手の介入が不必要となり、これにより動作は破費あるいは人権要が削減でき、より安価なデータ処理装置などを提供することができるという効果が得られる。

4. 図面の簡単な説明


第1回はこの発明の一実施例に係るメモリアクセスタイミング設定方式を展用した倫理回路のプロック回、第2回はこの實施例におけるアクングロタイミングと設定個との関係を示すタイミングのロロにの実施例の動作を設明するためののイチャート、第4回は従来例及びこの実施例のイミングチャート、第5回は従来例及明立るためのタイミングチャート、第6回は従来のメモリアクセスクイミング投票方式を採用した倫理回路のプロック回である。

1 · · · R A M (メモリ) 、 2 · · · アドレス マルチプレクサ、 6 · · · ノモリ 制畑リング、 7 · · · R A S用フリップフロップ、 8 · · · C A

35間8日63-217452(6)


S用フリップフロップ、9・・・COLS用フリップフロップ、10・・・ANDゲート、11.
12. 13・・・ORゲート、14. 15. 16
・・・NORゲート、21・・・RAS用レジスタ、22・・・COLS用レジスタ、23・・・
CAS用レジスタ、24・・・CPして用レジスク、25. 26. 27. 28・・・セレクタ。

代理人 大 岩 増 雄(ほか2名)




第2回


RAM の技典	RASILE 9111	SISA SISA	ASI Mil	HIRL	11/2/2	157177 [57177]	2011 1747	
	TE1-1				ね」	21	m I	ΠI
RAM	T42+1	Tezal	Ţπ2+1	Tng	fe 2	£2	m 2	U S
RAM ₅	T6-1	Teart	ا+لس	Tno	£3	Į	ωJ	C)
RAM	764-1	Tes+1	Tmg+I	Tn4	kı	L.	m 4	n4
RAMS	TKS+1	705+1	Tm5+1	Tn5	1 €5	.£5	m5	ns



第4回



第5図



第6回

